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This paper presents verification and implementa-
tion methods that have been developed for the de-
sign of the BrainScaleS-2 65 nm ASICs. The 2nd
generation BrainScaleS chips are mixed-signal de-
vices with tight coupling between full-custom ana-
log neuromorphic circuits and two general purpose
microprocessors (PPU) with SIMD extension for
on-chip learning and plasticity. Simulation meth-
ods for automated analysis and pre-tapeout calibra-
tion of the highly parameterizable analog neuron
and synapse circuits and for hardware-software co-
development of the digital logic and software stack
are presented. Accelerated operation of neuromor-
phic circuits and highly-parallel digital data buses
between the full-custom neuromorphic part and
the PPU require custom methodologies to close
the digital signal timing at the interfaces. Novel
extensions to the standard digital physical imple-
mentation design flow are highlighted. We present
early results from the first full-size BrainScaleS-2
ASIC containing 512 neurons and 130K synapses,
demonstrating the successful application of these
methods. An application example illustrates the
full functionality of the BrainScaleS-2 hybrid plas-
ticity architecture.
neuromorphic hardware, plasticity, mixed-signal,
verification, physical design, methodology
1 Introduction
The design of neuromorphic hardware follows the goal to
model parts, or at least functional aspects, of the biolog-
ical nervous system. A main motivation is to reproduce
its computational functionality and especially its ability to
efficiently solve cognitive and perceptual tasks. Achieving
this requires modeling networks of a sufficient complexity
in terms of number of neurons and number of synaptic con-
nections. The brain as a whole and especially its ability to
learn and adapt to specific problems is still subject to basic
neuroscientific research. Consequently, flexible implemen-
tations of learning and plasticity are desirable as well.
Several neuromorphic hardware systems have been pro-
posed and developed that differentiate themselves in terms
of architecture, scaling and learning capabilities, and
whether they follow an analog/mixed-signal or purely dig-
ital approach. TrueNorth [30] is a neuromorphic chip that
integrates 4096 neurosynaptic cores to simulate 1M neu-
rons and 256M synaptic connections at biological real-
time. It is fully digital and the cores are operated asyn-
chronously. Learning algorithms need to be implemented
off-chip; multi-chip topologies have been proposed in [5].
The SpiNNaker system [21] is based on processor nodes
comprising 18 ARM cores which are interconnected us-
ing an asynchronous networking infrastructure, optimized
for the high-fanout routing of neural events. It provides
the flexibility to change the underlying simulation models
in software and is designed to operate at biological real-
time, while simulation speed might decrease with increased
model complexity. It provides 1M cores in its current state.
Online learning can be implemented in software, which also
results in a performance penalty [14]. Intel’s Loihi chip [13]
contains 128 neuromorphic cores and is capable of simulat-
ing 130 k neurons and 130M synapses in real-time. It fea-
tures on-chip learning capabilities that allow for different
types of synaptic plasticity. There exists a multichip plat-
form containing 64 Loihi chips. While the aforementioned
systems are implemented using digital logic, analog neu-
romorphic designs make use of dedicated analog circuits
as computational elements, which is beneficial in terms of
energy and cost efficiency and their continuous-time opera-
tion reproduces the collective dynamics of neural networks
more faithfully. One recent example is the Dynap-SEL
chip [31] which comprises 1.1 k neurons and 78 k synapses,
which are partially capable of on-chip learning using spike-
timing-dependent plasticity (STDP). An in-depth review of
a selection of current analog neuromorphic hardware sys-
tems can be found in [44], a general overview in [20].
In this paper we describe aspects of the familiy of Brain-
ScaleS systems which similarly aim at providing a tool for
neuroscientists to facilitate large-scale spiking neural net-
work emulations at a sufficiently high level of biological
detail. Instead of integrating model equations numerically
we implement a physical system using analog circuits which
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can be described by the same equations. The model vari-
ables evolve in continuous-time, determined by the circuit
parameters. Quantities like reversal potentials, currents,
or conductances can directly be translated to our circuits.
Membrane and synaptic time constants also follow from
the mapping of the equation dynamics. In the BrainScaleS
systems we selected the circuit elements in a way that these
characteristic times are shorter than in biology. As a con-
sequence, the physical model operates at a speedup of 103
to 104 compared to biological time scales. BrainScaleS-1
introduced wafer-scale integration to allow for the emula-
tion of networks of up to 200K neurons and 44M synapses
on a single silicon wafer [36].
The second version BrainScaleS systems transition from
a 180 nm CMOS process to a 65 nm process node. While
the gain in available silicon area has mainly been used to
add features to the analog circuits and improve their de-
bugging capabilities and robustness [3], we could substan-
tially increase the complexity of the surrounding digital
logic. The most prominent addition is a hybrid plastic-
ity scheme, where learning algorithms can be freely pro-
grammed in software and executed on an embedded mi-
croprocessor, in contrast to the STDP-based fixed learn-
ing algorithms in BrainScaleS-1 [38]. The processor is di-
rectly attached to the analog neuromorphic circuits [19].
Together with the sped-up operation of the analog circuits,
this tight coupling requires high throughput and thus high
operating clock frequency and wide data paths in the dig-
ital logic. This results in complex mixed-signal interfaces
with multiple closed loops between analog and digital do-
mains.
Complex interfaces, highly integrated analog circuit ar-
rays combined with the difficulties and pitfalls of physical
standard-cell design can push standard tooling to its limits.
This might be a common denominator of most neuromor-
phic hardware designs. The development of non-standard
design flows or custom tools is therefore an integral part of
the overall design process. For TrueNorth and Loihi these
strategies have been outlined in [5] and [13], respectively.
Such information is otherwise only sparsely available.
To improve on this situation, this paper describes
selected aspects of the implementation and verification
strategies employed in the design of different version of
the BrainScaleS-2 neuromorphic chips. Our verification ap-
proach is described in Section 3. First measurement results
from the full-size BrainScaleS-2 chip containing 512 neu-
ron and 130K synapse circuits demonstrate their successful
application. Non-standard implementation methodologies,
especially for the tight coupling of large and dense ana-
log arrays to comparably high-speed digital logic, are ex-
plained in Section 4. To illustrate the viability of the pre-
sented methodologies, Section 5 presents results from the
manufactured silicon by means of a reinforcement learning
experiment that is executed on a BrainScaleS-2 chip.
2 BrainScaleS Architecture
The structure of the BrainScaleS-2 system is depicted in
Fig. 1. The mixed-signal BrainScaleS-2 ASIC contains
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Figure 1: Block-level diagram of a BrainScaleS-2 system,
including the ASIC itself as well as an FPGA managing
the communication to the host system.
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very-large-scale integration (VLSI) analog neuromorphic
circuits, digital control and communication infrastructure,
and one or more general-purpose microprocessors mainly
intended to be used as plasticity processing units (PPUs).
The ASIC is implemented using a digital top-level descrip-
tion in a way that all analog signals are confined within the
ASIC and off-chip communication is carried out utilizing
digital high-speed serial communication techniques. Real
time experiment control is performed by an FPGA which
also manages host communication. Technical details rele-
vant for this publication will be described in the following
subsections.
2.1 Analog neural network core
Synapse drivers The digital event handling logic injects
events into a custom CMOS-level bus to distribute the
spike events across an array of synapse drivers. This event
interface bus allows to target single or multiple synaptic
rows by means of a row select address, which can be par-
tially masked by the receiver circuits. The signals on the
event interface, depicted in Fig. 8, allow the synapse drivers
to derive timing signals for the synaptic digital-to-analog
converters (DACs), which are then driven across the synap-
tic rows by a bank of buffers [19].
Synapse drivers also implement short-term synaptic
plasticity [45], also following a pre-synaptic implementa-
tion approach as in previous generations [37]. Virtual neu-
rotransmitter levels are represented as voltages on storage
capacitors. Based on these voltage levels the length of the
synaptic current pulse transmitted to the neuron is modi-
fied, resulting in a change of synaptic efficacy.
Synapse array The main purpose of a synapse is to gener-
ate a synaptic current according to the timing provided by
the synapse drivers – and naturally their pre-programmed
weight value. This 6 bit weight is stored alongside a 6 bit
address that is matched against an incoming event’s ad-
dress in local static random-access memory (SRAM).
In order to allow for STDP-derived learning rules, the
synapse circuits also implement a local, analog circuit for
measuring the correlation of pre- and post-synaptic spikes.
These correlation traces are stored on capacitors to be digi-
tized for hybrid plasticity [19], which is described in Section
2.2.
Neuron circuits Synaptic currents are forwarded to the
neuron circuits [1]. In both BrainScaleS generations they
implement the adaptive exponential leaky integrate-and-
fire model [22]
C
dV
dt
= −gL(V − EL) + gL∆T exp V − VT
∆T
− w + I ,
τw
dw
dt
= a(V − EL)− w ,
which adds an adaptation state variable w as well as an
exponential non-linearity to the underlying LIF equation
for the membrane potential V . The neuron’s operating
point is determined by its membrane capacitance C, leak
conductance gL, reversal potential EL, a soft threshold VT,
and an exponential slope ∆T; the strength of the adapta-
tion current is determined by conductance a and a spike-
triggered increment w ← w + b. Besides these differential
equations, the model includes a spiking condition where
a neuron emits an event as soon as its membrane voltage
crosses a threshold. In the neuromorphic implementation,
these spikes are latched by the neuron’s full-custom dig-
ital backend circuit, where a priority-encoder is used to
arbitrate between and then digitize events from groups of
neurons. The events are then streamed out to the digital
control logic. Based on received events, the backend cir-
cuits also generate refractory timing and other auxiliary
signals for the analog neuron implementation.
Each neuron instance is individually parameterizable us-
ing a massively integrated analog parameter storage [25].
Besides 8 neuronal voltages and 16 currents, this capaci-
tive memory also also provides global parameters to other
analog circuits within the analog core.
2.2 Hybrid plasticity
BrainScaleS-1, like its predecessor Spikey, already fea-
tured an implementation of STDP [38, 36]. To allow for
the execution of a wider range of plasticity algorithms,
BrainScaleS-2 introduced a customly developed and freely
programmable processing element (PPU [19, 17]). The cus-
tom general purpose core implements the Power ISA [35].
It is accompanied by a single instruction, multiple data
(SIMD) vector unit which is tightly coupled to the colum-
nar interfaces of the analog network core. This most no-
tably includes a full-custom SRAM controller to access the
synaptic memory. For the integration of correlation traces
or membrane voltages into plasticity algorithms, a column-
parallel single-slope analog-to-digital converter (CADC) is
used to digitize these analog observables. Additionally, the
PPU can access all other on-chip components via an on-
chip bus fabric, described in Section 2.3. This allows to
incorporate e.g. neuronal firing rates as observables for
plasticity algorithms and reconfigure on-chip components.
2.3 Digital control
On-chip communication is facilitated by a custom-devel-
oped bus architecture, which implements a subset of the
Open Core Protocol (OCP) [33, 18]; it is illustrated with
red arrows in Fig. 1. Both, the host the chip is attached to
and the PPUs can access the bus via its multi-master ca-
pabilities. All configuration and control registers are con-
nected to the bus. It also interfaces with a number of
SRAM controllers for the analog core’s full-custom configu-
ration memory. The design is organized in a globally asyn-
chronous locally synchronous (GALS) fashion: the PPUs
each run in a separate clock domain with globally tunable
clock frequency to trade off optimal performance and en-
ergy efficiency for a given task. Likewise runs the on-chip
bus in a dedicated clock domain together with all memory
control and auxiliary logic. As an exception to the GALS
architecture, link and event handling are kept in a single
clock domain to avoid jitter in event transport when pass-
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ing through asynchronous FIFOs. All clock domains are
decoupled using asynchronous FIFOs, denoted by strokes
across the arrows representing the on-chip bus in Fig. 1.
For BrainScaleS-2 systems, the clock signals are generated
by a phase-locked loop (PLL) developed by collaboration
partners at TU Dresden [26], which is not depicted in the
block-level schematic.
To achieve coherency with the continuously evolving ac-
celerated neuromorphic core, the BrainScaleS-2 chips are
connected to an FPGA via a low-jitter high-speed serial
link. The link is accessed on the FPGA via the play-
back executor that consumes playback programs which it
fetches from local memory. The playback programs con-
tain instructions from a custom instruction set that facili-
tate the timed release of actions like the injection of events
or OCP commands into the chip. Simultaneously, data
coming from the chip is tagged with timing information by
the executor and stored in memory as an experiment trace
for analysis. Playback programs can be either compiled lo-
cally on the FPGA by an on-board processor or transferred
into local memory via Ethernet.
3 Verification Methods
In the following paragraphs we present methods and tool
flows developed for the verification of the BrainScaleS-2
mixed-signal ASIC.
3.1 RTL verification
The two important verification milestones are unit tests
and integration tests. Any design of sufficient complex-
ity must employ both methods, as without unit tests it
is unfeasible to localize bugs, while integration tests make
sure that all interfaces are implemented correctly and there
are no throughput mismatches.[4] The testbench for inte-
gration testing needs to encompass as much of the sys-
tem as possible, ideally also including the majority of the
user software stack. Since the BrainScaleS System is con-
trolled by an FPGA via playback programs which are gen-
erated by user software, it is convenient to use this interface
for software-RTL co-simulation. In the physical system,
compiled playback programs are transported to the FPGA
via Ethernet into local memory, from where they can be
fetched and passed to the FPGA executor (cf. Section 2.3).
In the simulation setup, we instantiate the BrainScaleS de-
sign together with the FPGA executor and their connecting
link (cf. Fig. 2). The instances of analog macros like the
PLL or SRAM are replaced by behavioral models. We then
pass the compiled playback program via the SystemVerilog
direct programming interface (DPI) [41] into a blocking
FIFO connecting to the FPGA executor which ensures the
same execution pattern as in the physical system. Errors
are detected via software unit tests, as well as RTL asser-
tions monitored by the simulator. This setup is not only
used for RTL verification, but also as a convenient refer-
ence for in-silico testing, since it is now possible to trans-
parently execute a playback program in simulation or on
the physical system and compare the results.
User Software
DPI FIFOs
Executor
Link
BrainScaleS-2
dut
FPGA_dut
tb_top
Figure 2: Integration testbench for the BrainScaleS-2 sys-
tem. The DUT are the BrainScaleS-2 design as well
as parts of the FPGA responsible for playback program
execution.
3.2 Full-custom verification
Mixed-signal neuromorphic circuits as implemented in the
BrainScaleS systems are designed to emulate complex bi-
ological mechanisms. To allow for a flexible and faithful
replication of the underlying models, the circuits must be
tunable, which sometimes requires a large number of ana-
log and digital parameters. Both, the biological proto-
type as well as the neuromorphic replica can possess high-
dimensional parameter spaces and a wide range of operat-
ing points. Analog circuits are prone to parameter devia-
tions due to mismatch effects and thus require additional
calibration to reach a target operating point. While indi-
vidual components can often be unit-tested with conven-
tional simulation strategies, assessability of a complete cir-
cuit’s functionality is limited due to error propagation and
inter-dependencies of parameters. Verifying such complex
circuits is hence a challenge.
Software-driven simulation of such designs can aid the
developer to increase pre-tape-out verification coverage, by
allowing to programmatically generate stimuli and perform
advanced analyses on recorded data. Although inherently
scriptable, the Cadence Virtuoso Analog Design Environ-
ment does not feature an ecosystem as rich as of more
widely used programming languages [10, 9].
3.2.1 Interfacing analog simulations from Python
We implemented the Python module teststand to provide
tight integration of analog simulations into the language’s
ecosystem. Teststand does not implement a new simulator
but rather represents a thin layer to interface with the Ca-
dence Spectre simulator and other tools from the Cadence
Design Suite.
Netlists are directly extracted from the target cell view
as available in the design library. The data is accessed by
querying the database via an OCEAN script executed as
a child process. Teststand then reads the netlist and mod-
ifies it according to the user’s specification. In addition
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to the schematic description, Spectre netlists also contain
simulator instructions. Teststand generates these state-
ments and hence potentially supports all features provided
by the backend. Specifically, the user can define analyses
to be performed by the simulator, such as DC, AC, and
transient simulations. MC analyses are supported as well
and play an important role in the verification strategies
presented below.
The user specifies the simulation including e.g. stim-
uli, parameters, and nodes to be recorded using an object-
oriented interface that resembles Spectre simulation in-
structions.
cell = (’mylib’, ’mycell’, ’schematic’)
nets = [’I0.mynet’]
teststand = Teststand(cds_lib, cell)
tran = TransientAnalysis(’tran’, 1e-3)
simulation = Simulation(
[tran], params, save=nets)
result = teststand.simulate(simulation)
The simulate()-call executes Spectre as a child process.
Basic parallelization features are natively provided via the
multiprocessing library. Scheduling can be trivially ex-
tended to support custom compute environments. The
simulation log is parsed and potential error messages are
presented to the user as Python exceptions.
Results are read and provided to the user as structured
NumPy arrays. This allows to resort to the vast amount
of data processing libraries available in the Python ecosys-
tem to process and evaluate recorded data. Most notably,
this includes NumPy [34], SciPy [28], and Matplotlib [27].
As a side effect, the latter allows to directly generate rich
publication-ready figures from analog circuit simulations.
3.2.2 Monte Carlo calibration
Teststand’s benefits become most clearly visible in con-
junction with MC simulations, which allow to asses the
performance of a circuit under the influence of random vari-
ations in the production process. Traditionally, developers
analyze a circuit’s performance under statistical parame-
ter variations that mimic in-silicon imperfections to allow
them to anticipate post-tape-out functionality and yield.
Moreover, by fixing the MC seed a set of virtual instances
can be obtained, which can be individually parameterized
and analyzed, similar to an array of actual in-silicon in-
stances of the design.
Such simulations can be iteratively and algorithmically
modified. This concept can be used to optimize bias and
reference parameters θhw of a design to reach a desired
operating point determined by a set of model parameters
θmodel. In the case of a neuromorphic circuit these can for
example be given by a set of potentials, conductances, and
time constants. Such a MC calibration can be performed
on each sample individually to also equilibrate mismatch-
induced effects.
The approach to find a suitable parameter set generally
depends on both model and circuit. One possible strat-
egy is based on iteratively reconfiguring and probing the
design’s behavior. An effective implementation will likely
be based on a binary search. This method is particularly
useful for parameters that are intended to be kept constant
during operation, e.g. to compensate for a fixed offset. In
other scenarios it might be desirable to find and measure a
transformation between the model’s and circuit’s parame-
ter spaces θhw(θmodel) and make it persistent. These data
can then later be reused to perform one or multiple bench-
marks on the calibrated instance, incorporating potentially
different operating points.
These calibration algorithms are – when required – of-
ten implemented only after tape-out. Already implement-
ing them for simulated instances, however, brings several
major advantages. It allows the designer to determine
a suitable calibration range and resolution and estimate
the post-calibration yield. The co-development of circuits
and algorithms leads to better hardware but also improved
software, and might reveal details in their interplay oth-
erwise potentially overlooked. Especially for complex cir-
cuits with high-dimensional parameter spaces there might
occur multidimensional dependencies which can be hard
to resolve. Actually calibrating such a circuit as a whole
might reveal insufficient parametrization that would not
have been found in tests of individual sub-components.
In order to uncover potential regressions due to modifica-
tions to a circuit, simulations based on teststand can easily
be automated and allow continuous integration testing for
full-custom designs.
For the BrainScaleS systems, the use of teststand has
lead to large increase of in-silicon usability. It was used
throughout the verification of various components of the
BrainScaleS-2 ASICs, including the current neuron imple-
mentation [32, 2]. As a more compact example of test-
stand usage, we want to present a verification strategy for
the BrainScaleS-2 synapse driver circuit, focussing on the
analog implementation of STP. The testbench shown in
Fig. 4 is centered around the synapse driver as the de-
sign under testing. The latter is accompanied by an in-
stance of the synapse circuit. To mock parasitic effects due
to the synapse array’s spatial extents, an RC wire model
based on post-layout extractions is inserted in between the
two instances. Finally, a simple neuron circuit based on
ideal components is included in the testbench, integrating
the post-synaptic currents to form the characteristic post-
synaptic potentials.
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Figure 4: Examplary MC calibration workflow using teststand for an STP circuit. A Testbench and corresponding
program flow. B Offset distribution prior to (black) and after (red) calibration for a virtual as well as an in-silicon
circuit array. In both cases the calibration was performed on 128 samples/instances.
The testbench is controlled from Python code using test-
stand. Both input interfaces, the SRAM controller as well
as the event interface receiver, are mocked in Python, al-
lowing for the verification of the entire design in a real-
istic scenario, beginning with accessing the configuration
memory and then moving to processing of synaptic events.
The synapse driver is exposed to predefined input spike
trains consisting of a series of equidistant events. The de-
sign’s response is recorded and then processed using tools
from the Python ecosystem in order to extract parameters
from the biological model [45]. Thus, quantities as the cir-
cuit’s synaptic utilization and the recovery time constant,
describing the decay and re-uptake of synaptic resources,
can be benchmarked against specification and constraints.
More importantly, a mismatch-induced offset in synaptic
efficacy can be extracted and compared across multiple
virtual synapse drivers. Following a binary search based
on their deviation from a target value, a 4 bit offset cali-
bration parameter in the DUT’s configuration memory is
iteratively reprogrammed, minimizing the offset. Imple-
menting this calibration routine before tape-out allowed
to fully judge the circuits usability. Fig. 4 includes his-
tograms of the extracted offsets for 128 synapse driver in-
stances, prior to and after calibration. Applying the same
calibration methodology to the taped-out circuits resulted
in very similar distributions. While certainly relying on the
quality of the models provided with the process design kit,
these results show that the advanced verification methods
facilitated by teststand allow to successfully pre-asses the
behavior of even complex full-custom circuit designs that
require calibration.
4 Physical Implementation
Physical implementation describes the process of generat-
ing an ASIC layout from a netlist description. It is part
of a usually customized design flow which is applied dur-
ing the overall design process. For BrainScaleS-2 we apply
separate flows for analog and digital design as illustrated in
Fig. 5. Analog layout is carried out using Cadence Virtuoso
and shall not be covered in this paper.
We are using a digital top-level description for all Brain-
ScaleS chips (cf. Section 2.3), thus top-level chip assem-
bly is carried out in the digital design flow, using Cadence
Innovus. Depending on the complexity of the specific de-
sign, we follow a hierarchical implementation approach us-
ing separate design partitions which might be instantiated
multiple times in the design. Besides this re-usability, par-
titioning the design has the main advantage of a dedicated
implementation approach per partition, for example opti-
mized for a purely digital partition, or a partition having
or containing a mixed-signal interface.
Our digital logic is written in SystemVerilog, and par-
tially in VHDL. The gate-level netlist which is the basis
for physical implementation is generated during logic syn-
thesis, where the RTL description of the logic is mapped
to a standard cell library [43]. Blocks with more complex
functionality (such as large SRAM blocks, PLLs) need to
be provided as pin-level macros and are directly instanti-
ated already in the RTL description. Both, logic synthesis
and physical implementation require a pin-level characteri-
zation of the signal timing of the blocks in order to correctly
analyze static timing of the whole design. Characterization
is also required for our analog neuromorphic circuits, which
are directly instantiated in the SystemVerilog source. The
following section covers methods that we have developed
for this purpose.
4.1 Timing analysis at mixed-signal interfaces
The PPU has local memory for program data and vector
operations, but also accesses the memory that has been
implemented into the synapse array for digital synaptic
weight storage. Thus, the synapse array can be accessed
row-wise by the PPU, with every column of the array be-
ing directly connected to the synapse memory access con-
troller. The resulting data bus has a width of8 bit times
number of synapses per row.
It is desirable to minimize the access time to the synapse
weight storage in order to maximize the weight update rate
during plasticity operation [16]. To facilitate this and re-
6
floorplan,
define partitions
initial placement
manually place
critical cells
budget timing
create partition
(fix timing at boundary)
implement partition(s)
STA, DRC ok?
STA, DRC ok?
create partition ILM
load ILM into
TOP design
implement TOP design
Signoff Timing, DRC, LVS
logic synthesis
RTL design 
(SystemVerilog)
circuit design
analog layout
block verification
DRC, LVS
characterize timing
gen. routing abstract
analog design digital design
behavioral descr.
analog sim
(teststand) digital sim
extracted sim
physical implementation
timing
constraints
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duce access latencies, a full-custom SRAM controller has
been implemented in the synapse array [24]. It has a fully
synchronous digital interface towards the PPU that is de-
signed to operate at the maximum targeted PPU operating
frequency of 500 MHz. All circuits behind the registers of
this interface are covered by the verification steps in the
analog design flow and do not have to be taken into account
for timing analysis at the interface. As a consequence, only
the communication with the interface registers needs to
be verified in order to ensure correct functionality at this
mixed-signal interface.
4.1.1 Timing characterization of anncore
Synchronous digital circuits are commonly implemented
using a set of standard cells that implement logic gates
and memory elements (e.g. flip-flops). In contrast to ana-
log circuits, performance of digital circuits is not evaluated
by transistor-level simulations, but by STA [7] which ver-
ifies whether setup and hold timing constraints are met
for all flip-flops in the design, thus, whether the design is
able to operate at a given clock period. STA requires in-
formation about setup, hold, and clock-to-output time of
flip-flops, delays through logic gates, as well es external ca-
pacitive load on cells and the propagation delay on signal
wires. Among those, all cell-related delays are dependent
on the actual wiring of the cell, operating conditions and
process corner. Therefore, not a single value can be given
for e.g. a gate propagation delay, but the cells rather have
to be characterized for several sets of conditions, usually
covering typical values that arise during operation. Results
are stored in a timing library file containing either look-up
table data or a current source model [7]. For each combina-
tion of process corner and operating conditions that should
be analyzed one such library is provided by the standard
cell vendor. When calculating STA, the tools are allowed
to extrapolate from and interpolate in between the given
values.
Commercial tools exist for characterizing custom de-
signed standard cell libraries, as for example Cadence Lib-
erate. These tools can automatically determine the rele-
vant signal paths through circuits representing logic gates
or flip-flops and then carry out a series of analog simula-
tions in order to determine the aforementioned delay values
under a certain set of conditions. However, these tools are
scarcely configurable for automatically analyzing complex
VLSI circuits, like the described synapse memory interface
of the anncore. For this reason, a Python-based character-
ization framework has been developed in [23].
Sequential input pins with a timing relation to a clock in-
put are characterized for capacitance, setup and hold time.
Output pins associated to a clock input are characterized
for clock-to-output delay and load-dependent output tran-
sition time. For example all data pins of the synapse mem-
ory interface belong to this category. Non-sequential input
pins are solely characterized for their capacitance and out-
put pins for their transition time. Potential timing require-
ments on these pins need to be defined externally. This
includes for example pins of custom SRAM arrays, static
control pins, and the event interface.
The clock signal of the synapse array memory interface’s
registers is distributed in a fly-by manner (see Fig. 9), along
the edge of the synapse array. This edge has a length of
1.5 mm in the current BrainScaleS-2 chip. Since no bal-
anced clock tree exists for these registers, a correct char-
acterization of the resulting spread in timing constraints is
one of the most crucial results of this characterization.
The digital timing of the anncore is characterized after
completion of the analog design process and the resulting
data is stored in a timing library file [7]. It can then directly
be instantiated in the RTL code and is treated as a macro
block throughout the digital design flow. For the layout of
the current anncore (see Section 4.2), a spread in setup and
hold times of approximately 150 ps has been determined.
Most notably, the setup-and-hold window of the data pins
which usually lies around the clock edge of a flip-flop lies
up to 600 ps after the related edge at the clock pin, due to
the internal delay on the clock signal.
For the digital design implementation of the current
7
BrainScaleS-2 ASIC, we have used a standard bottom-up
hierarchical synthesis flow with Synopsys DesignCompiler
to obtain a single shared implementation for the two PPU
instances. As a first step during subsequent physical im-
plementation the floorplan needs to be laid out. The illus-
trated floorplan of the current BrainScaleS-2 full-size ASIC
is depicted in Fig. 7. Non-standard floorplanning and fur-
ther physical implementation steps will be described in the
following subsections.
4.2 Anncore abstract view
All analog circuits of the BrainScaleS architecture are ar-
ranged such that they are combined into one large ana-
log macro block (anncore). When implementing full-sized
ASICs with up to 512 neurons and 256 synapse circuits per
neuron, we split the resulting VLSI synapse array into sev-
eral subunits because resistance and capacitance of the long
wires would lead to undesirably high energy consumption
and internal signal delay. The drawback is an increased
number of pins that result at the split edges and require
additional routing when connecting with the digital logic.
In case of the current BrainScaleS-2 chip we considered a
4 quadrant layout as a good compromise between energy
consumption and routability. It is illustrated in Fig. 7,
where the top right quadrant is illustrated. Two halves of
the array are arranged such that the neuron circuits are lo-
cated at the horizontal symmetry axis in order to minimize
vertical wire capacitances. To balance horizontal wire ca-
pacitances and routability we choose to introduce a vertical
split which adds additional row drivers and according pins
at the split edges. The quadrants have been arranged in a
way that all control pins are facing towards a cut-out in the
center of anncore (see zoom-out in Fig. 6). The strategies
we developed to connect to the pins in this center cut-out
will be described in the following.
During physical implementation, abstracted layout data
are required to floorplan the design and connect the block
using the auto-router. We generate these using Cadence
Abstract Generator, with a few non-standard tweaks to
obtain a routable block, since physical size, shape, and
number of pins pose several challenges to the standard ab-
stract generation.
The anncore abstract is illustrated in Fig. 6. Approxi-
mately 85 % of the pins are made up by the interfaces for
synapse memory access and column ADC readout. These
pins are placed at the top and bottom edges of the anncore
to facilitate direct access by the adjacent PPUs. The other
15 % of the pins consist of SRAM and auxiliary control
pins for the neuron configuration, the capacitive memory
and the event communication. They are placed at the row-
ends of their connected circuits for neurons and capacitive
memory, and at the bottom edge of the event interface
columns, all facing towards the cut-out in the center.
All control logic, including power supply, the accord-
ing clock tree and the interface to the top-level control
need to be placed in this cut-out area. It has a size of ap-
proximately 1440× 225µm2 with an area of approximately
2× 105 µm2 being available for standard cell placement
due to the dumbbell-shaped outline. This would allow for
3343 μm
57
30
 μm
2 x 4608 pins to/from synapse arrays
digital evnent input/output
misc. SRAM and control
routing
channels
Figure 6: Abstract view of the anncore. Zoom-out: center
cut-out with digital configuration pins of neuron circuits,
capacitive memory and PADI bus.
Plasticity Processing Unit (PPU)
128 x 256
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analog parameters
fast ADC for
e.g. membrane
voltage readout
packet 
memory
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transport
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PLL
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interface macros
for ext. comm.
memory blocks
of 8 vector units
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correlation
readout
Figure 7: Layout of the current BrainScaleS-2 full-size
ASIC. It contains 512 neuron circuits and 131 072 synapse
circuits which are arranged in 4 quadrants. Data lines of
the synapse arrays and the column ADCs are directly con-
nected to the PPUs at the top and bottom edges. Each
PPU contains 8 vector units with dedicated memory blocks
in addition to the general-purpose processor part. Analog
quantities like membrane voltages or outputs of the analog
parameter storage can be digitized on-chip by the ADC
in the top left edge. Its data is merged with control and
neural event data in the digital control part (left edge).
Data transmission is secured by a custom developed trans-
port layer, the physical interface consists of 8 SerDes blocks
[40] with a data rate of up to 2 Gbit s−1 per block.8
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Figure 8: A The event interface consists of the row select and event addresses as well as three timing signals for the
synapse driver. B Slack distribution w.r.t. pulse pins at the event interface.
roughly 30 k flip-flops of minimum size at 100% placement
density. All but the two topmost metal layers are available
for routing; the two topmost layers are exclusively used for
power distribution. Pins to the analog circuits are spread
over the complete boundary, while care has been taken to
optimize accessibility by the auto-router: they have been
placed on layers with horizontal/vertical preferred routing
direction depending on the edge, and blockage generation
around the pins has been optimized for routability, per
layer.
Access to this area has been enabled by means of two
routing channels that have been left open during analog
layout. Three horizontal routing layers are available inside
these channels and they have been sized in a way to ac-
commodate routing of all required interface signals. The
generation of placement blockage in the generated abstract
view has carefully been tuned to represent the actual out-
line of only the layout of metal layers defining the cut-out
and channels, and not the covering power distribution lay-
ers (cf. Fig. 6).
Standard cells can therefore be placed inside the cut-out
and the channels but the tool is restricted to only place
buffers within the channels that are required to meet the
timing constraints. This allows keeping the routing chan-
nels as small as possible while still being able to achieve
timing closure. Bus guides have been used to guide the
auto-router and use one channel for inbound and one chan-
nel for outbound signals, only. All corresponding interface
logic has been constrained to be placed in the proximity of
the channel entry areas.
4.3 Mixed-signal event input
Neural events are injected into the synapse drivers using
four event interface buses in each half of anncore. Each
bus consists of four signals address[5:0], select[4:0],
pulse, and stable. These signals are generated by flip-
flops in the event handling logic and are required to keep
below a maximum skew of 200 ps at the according anncore
pins (see undefined regions in Fig. 8 A). Since the inputs
to the anncore have no synchronous relation to a clock sig-
nal, the timing to these pins cannot be constrained by a
sequential relation, like the standard setup and hold con-
ditions between two flip-flops. The signals rather have to
be treated like a source-synchronous bus with a strobe sig-
nal as a reference signal and all bus signals must be con-
strained to stay within a maximum skew compared to the
strobe signal. From a functional point of view, the pulse
signal acts as this strobe signal (cf. Section 2.1 and Fig. 8
A). While allowing for a clock skew of 50 ps to the registers
generating these signals, they have been constrained for a
maximum skew of 150 ps w.r.t. the pulse signal using the
following constraints:
for {set i 0} {$i < 8} {incr i} {
set ei_signals($i) <collect address, select, stable signals>
}
for {set i 0} {$i < 8} {incr i} {
foreach_in_collection consPin $ei_signals($i) {
set_data_check -from pulse[$i] -to $consPin -setup -0.15
set_data_check -from $consPin -to pulse[$i] -setup -0.15
}
}
The mutual definition of a negative setup time between
the signals results in a temporal window within which the
signals must arrive at the anncore pins. The above state-
ments are part of the timing constraints which are used
as an input already for synthesis. They are interpreted
equally to a regular setup constraint and the tool fixes vio-
lations during setup-time optimization steps. The resulting
delay distribution of all affected signals is shown in Fig. 8
B. In the typical and fast corner the delay values cover a
range of 125 ps and 75 ps, respectively. In the slow cor-
ner, the spread is about 190 ps which is perfectly within
specification.
4.4 Partition interface timing
In Fig. 7 the floorplan of the most recent version Brain-
ScaleS-2 chip is shown. The two PPUs are placed at the
top and bottom edges as a copy of one implemented de-
sign partition. Each PPU has a purely digital interface to
the digital control logic at its left edge and an interface
to the anncore which is connected to anncore pins (see
also Fig. 9). Registers inside the PPU partition are con-
nected to registers in the anncore while both receive the
same clock. This clock can be switched off towards the
synapse array by a clock gate, controlled by the PPU, to
save dynamic power. The main problem that comes with
this configuration is the fact that this gated clock is yet
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Figure 9: Data path and alock distribution network be-
tween the synchronous synapse memory interface and the
corresponding logic in the plasticity processing unit. Grey
wires illustrate direct connections between partition and
anncore pins. Dashed buffer symbols denote signal and
clock paths that can be timing optimized. All other rout-
ing and the placement of the solid buffers is fixed.
to be implemented inside the PPU partition, thus has an
initially unknown clock tree propagation delay. Therefore
the standard methods to derive the interface timing for
the partition implementation are not applicable here. We
use the following approach to solve this, which could be
considered a generic solution to such configurations:
In general, timing budgeting using virtual in-place op-
timization (IPO) provided by the Innovus tool is used to
derive the partition interface timing before splitting off the
PPU design for separate implementation. A preliminary
place-and-route step and a provisional timing optimiza-
tion is automatically run in this step to estimate the signal
timing at partition boundaries. During budgeting, a cer-
tain amount of available time on signal paths between two
flip-flops before and after a partition boundary (slack) is
distributed between both sides, depending on provisional
optimization results. The changes made during optimiza-
tion are then reverted and actual timing optimization has
to be carried out during partition and top-level implemen-
tation, using the slack values that have been distributed
to the respective signal pins. However, since the involved
algorithms assume that during later implementation steps
the optimization engine will operate on both sides of the
partition boundary, this cannot be applied to the signals
directly connecting to the anncore since no buffers can be
added outside the partition. This affects all grey intercon-
nect lines and routing inside the anncore (cf. Fig. 9).
To solve this problem the following method is applied for
budgeting of the partitions’ timing constraints before parti-
tioning the design: Pin locations at the partition boundary
are fixed, adjacent to their anncore counterparts, in order
to have predictable routing lengths between PPU partition
and anncore. Sufficiently sized buffers are constrained to
be placed close to those pins inside the PPU partition, in
order to fix the capacitive load on input pins and the drive
strength at output pins, respectively (solidly drawn buffers
in Fig. 9). These buffer cells are already instantiated in the
RTL description; they are merely up- or downsized in this
step, according to their actual load. After completion of
these steps, a preliminary routing and STA is run in order
to determine the signal delays between partition boundary
and anncore (grey interconnect lines and in-anncore rout-
ing are fixed at this step). The result is then used as a
fixed slack outside the partition, while the remaining slack
is available for the timing paths inside the partition.
The delay between partition and anncore pins is deter-
mined in a similar fashion for the according clock signals.
In order to get the delay reported correctly, a clock buffer
is placed and fixed close to the partition boundary, serving
as a start point for the path segment between PPU par-
tition and anncore. The determined delay is then given
to the clock tree synthesizer and is accounted as an exter-
nal additional delay during clock tree synthesis. Toghether
with the strategy for fixing external signal delay, the setup
condition for the anncore registers can be written as
(tcp + ∆tcp) + tdp + tdt + tco + tsut︸ ︷︷ ︸
delay fixed
≤ tcp + tct + tper︸ ︷︷ ︸
delay fixed
, (1)
with tcp being the clock tree delay inside the PPU and ∆tcp
the skew after clock tree synthesis, tdp the signal path delay
inside the PPU (logic and wires), tdt the external signal
delay between PPU and anncore, tco the clock-to-output
time of the flip-flops inside the PPU, tsut the setup time of
the anncore register, tct the portion of the clock tree delay
between PPU and anncore, and tper the clock period. This
condition must be met by the tool during optimizations
in the PPU partition. To achieve this, the clock port to
the synapse array and the related registers inside the PPU
partition are constrained into a separate skew group which
can subsequently be optimized separately by the clock tree
synthesizer. The maximum allowed skew within this group
is set to 0 ps to force the clock tree synthesizer to achieve as
identical as possible tcp at all those endpoints. It is allowed
to skew all other registers, if useful for timing optimization.
Ideally, the described setup condition could then be met
by timing optimization steps during partition implementa-
tion. However, zero skew cannot be realized by the clock
tree synthesizer, especially over large spatial distances, as
is the case along the anncore edges. As a consequence, the
resulting clock skew ∆tcp at the constrained registers has
to be checked after clock tree synthesis is finished. This
maximum skew value is a timing uncertainty that could
not be taken into account during calculation of the parti-
tion timing budgets. Therefore, it has to be accounted for
in the signal paths between PPU partition and anncore by
adding the skew value as a slack adjustment to these paths
in the scripts that are used for partition implementation.
This way, setup timing gets slightly overconstrained for
most paths, yet we found no other way to safely account
for the inevitable clock skew. At least one iteration of the
partition implementation design flow is necessary to ob-
tain the skew values and add them to the scripts, ideally
already before initial placement, to have consistent con-
straints throughout the design flow.
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4.5 Partition and top-level implementation
In the PPU partition, each slice of the vector unit is con-
nected to 32 synapse columns each and operates only on
data local to the slice. This spatial correlation results in
a predictable implementation quality of the vector units
themselves in terms of area and timing. However, the vec-
tor control unit requires access to all synapse data, and
the state values of the vector units. Therefore, the criti-
cal path inside the PPU partition runs between registers
in the outermost vector units through the vector control
unit which is located in the partition’s geometrical center
to the outermost synapse array data pins. Since the re-
sponsible RTL designer left the group prior to tapeout we
could not improve this path by e.g. adding pipeline regis-
ters, for this chip revision. PPU partition implementation
is carried out using a standard physical design flow, in-
cluding pre- and post-route in-place timing optimizations
and the previously discussed modifications to clock tree
synthesis and the slack adjustment. Maximum expected
clock frequency of the PPU in the worst process corner is
245 MHz, due to the aforementioned critical path. Initial
measurements, running a memory test on the full synapse
array which was executed on the PPU using the access
path through the vector units yielded a maximum clock
frequency of 400 MHz.
The top-level implementation essentially follows a stan-
dard physical design flow as well, with two exceptions:
First, drivers to full-custom SRAM bitlines of the various
configuration memories in the anncore center are placed
close to their corresponding pins, to obtain equal parasitic
load on those lines. This is done automatically by means
of a script that determines pin location and the connected
cell, and places the cell at the closest legal location to the
pin. Second, the clock tree generation to the center cut-out
in the anncore is constrained in a way to optimize balancing
between flip-flops that are located outside and inside the
cut-out area. This is beneficial in terms of overall clock tree
depth, thus power consumption on the clock tree, because
balancing the tree globally would require an adaption of all
clock sinks to the additional delay introduced by the rout-
ing channels into the anncore center. A similar approach
to the technique described in Section 4.4 is taken to achieve
good balancing: all registers that are to be placed inside
the anncore center are constrained into a dedicated skew
group which is disjunct from the remainder logic, with no
skew constraint set. This way, the clock tree synthesizer
can optimally balance inside and outside skew with respect
to the anncore center.
As an implementation result, a total of 33 003 standard
cells have been placed in the anncore center, at an average
placement density of roughly 75% in the 2× 105 µm2 area
and no issues in routability (see Section 4.2 for an area
calculation). Timing could be closed in all process corners,
the target clock frequencies of 250 MHz and 125 MHz for
link/event handling clock and on-chip bus clock, respec-
tively have been met and proven in silicon (cf. Section
3.2).
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Figure 10: Schematic illustration of the R-STDP experi-
ment. The input consists of Poissonian background spikes
in which two input patterns are embedded. The spikes of
each source are sent to a single synapse driver (green tri-
angles) to enter the synapse array. Even neurons (red) are
trained to fire if the network is stimulated with pattern
A, whereas the odd ones (blue) should fire if pattern B is
applied.
5 Applications
The BrainScaleS systems have been used for a wide range of
experiments. We have demonstrated porting of deep arti-
ficial neural networks to the wafer-scale BrainScaleS-1 sys-
tem with in-the-loop training [39]. The platform was also
used for LIF sampling [29], a spike-based implementation
of Bayesian computing. The hybrid plasticity scheme of
BrainScaleS-2 has been succesfully applied in a maze run-
ner task, where the neuromorphic agent has been trained
in the learning-to-learn framework [6, 8]. Also using the
plasticity processor, we have optimized spiking networks to
task complexity by tuning the distance to a critical point
[11]. As a first implementation of reinforcement learning
on BrainScaleS-2, a virtual player was trained in the game
of Pong [46].
Here, we also want to consider a reinforcement learning
task [42], making use of a wide range of the system’s func-
tionality, demonstrating the successful application of the
design methods presented in this paper. In reinforcement
learning, an agent interacts with its environment and tries
to maximize its expected future reward, obtained by the
environment. Especially, we consider a reward-modulated
spike-timing-dependent plasticity (R-STDP) learning rule
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in a pattern detection experiment. R-STDP is a three fac-
tor learning rule, combining reward information provided
by the environment with STDP-type correlation data. The
latter are used as eligibility traces to solve the credit as-
signment problem [15].
The agent i accumulates the instantaneous reward Ri
given by the environment to obtain an expected reward
〈Ri〉 ← 〈Ri〉+ γ(Ri − 〈Ri〉) , (2)
where γ scales the impact of previous trials. Reward, mean
reward, as well as the causal STDP traces eij enter the
weight update equation
∆wij = η · (Ri − 〈Ri〉) · eij + ξij , (3)
with a learning rate η and a random walk ξij , and j denot-
ing the pre-synaptic neuron.
In the following we consider a task, where we stimulate
a population of neurons via 16 input channels. Each in-
put emits Poisson distributed background spikes with a
rate ν. Two patterns, termed A and B, are embedded into
this noise floor (Fig. 10). Each pattern consists of tem-
porarily correlated spikes on five fixed input channels. The
two patterns can be configured to incorporate overlapping
channels to increase task complexity. In the course of the
experiment, the network is trained such that all even neu-
rons emit a spike when pattern A is applied, whereas all
odd neurons fire when stimulated with pattern B. In the
case where no pattern is shown, all output neurons should
remain silent.
An instantaneous binary reward Ri is assigned to each
neuron i: In case a neuron fires succesfully according to the
applied pattern – or remains silent in absence of its specific
pattern – it obtains a reward Ri = 1. If it, however, emits
a spike when it is exposed to the opposite stimulus – or
only background noise –, it receives no reward, i.e. Ri = 0.
The update rule is implemented on the PPU. It reads
out the neuronal rate counters in short intervals to deter-
mine the instantaneous success and assign reward signals.
Based on the latter, the expected reward is continuously
updated in memory as a running average of the previously
collected reward. The processor furthermore reads synap-
tic correlation measured by the analog sensors in the synap-
tic circuits. Joining reward and these eligibility traces, the
weight update is calculated in a parallel fashion using the
vector unit. In addition, the PPU simulates the “environ-
ment”. This includes the generation of input patterns as
well as background spikes.
In the model, synaptic weights wij are not restricted to
have either a positive or negative sign. As the synapse
drivers on the neuromorphic platform are implemented ac-
cording to Dale’s law [12] and hence are exclusively config-
urable to be excitatory or inhibitory, we join two synaptic
rows with opposite sign to represent a single input. The
PPU can transition between positive and negative weights
by exclusively writing the absolute value of the weight to
only the synapse carrying the appropriate sign.
The experiment was executed for 16 neurons on a
BrainScaleS-2 prototype [19]. For the results shown in
Fig. 11, the input patterns were overlapping by 40 %. Dur-
ing training, the mean expected reward
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Figure 11: The mean expected reward converges to approx-
imately one for all neurons during training. A Weight evo-
lution of all 256 synapses. B Median mean reward reached
by neurons in each population. The different colors cor-
respond to the median mean expected reward inherent in
neurons trained on pattern A (red) and pattern B (blue).
Errors correspond to the 15 and 85 % percentiles of the
mean expected reward of the neurons in the respective
population. All neurons reach a sufficiently high reward
despite of pattern overlap.
to approximately one for all neurons, indicating a state,
where the neurons can discriminate between the two pat-
terns. The runtime of the experiment is heavily dominated
by the transfer of firing rates and weight data to the host
computer. Reading out the experiment’s state only at the
end of training reduces the runtime per training step to
290 µs. This demonstrates the advantages of a hybrid sys-
tem combining an accelerated neuromorphic core with a
flexible plasticity processor.
6 Discussion
We presented implementation and verification methods
that we have developed and applied while designing the
65 nm BrainScaleS-2 ASICs. Digital logic is rigorously ver-
ified using the framework presented in Section 3.1. Be-
sides unit testing, we apply a DPI-based testbench for full-
chip integration testing. It is directly interfaced to the
BrainScaleS software stack, which allows for an efficient
co-design and -verification of hardware and software. This
way, our chips can be utilized directly after commissioning
of the hardware systems.
In section Section 3.2 we presented a framework for
Python-based control and evaluation of analog circuit sim-
ulations. Teststand allows for the efficient implementation
of pre-tapeout calibration algorithms, especially of inter-
est in conjunction with MC simulations. This verifica-
tion strategy has shown to dramatically increase in-silicon
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usability. Leveraging the rich ecosystem of Python, the
method is applicable to complex optimization tasks. Cir-
cuits can easily be benchmarked against arbitrary datasets
or even numerical simulations of a reference design. It
furthermore allows for the optimization of circuit designs
themselves, e.g. by applying evolutionary algorithms to
optimize transistor sizing.
Physical implementation of our ASICs is carried out us-
ing methodologies described in Section 4. A novel strategy
for timing constraint derivation at design partition bound-
aries has been presented and applied to signals between
PPU partition and anncore. Successful timing closure on
this interface has been proven in silicon, albeit the overall
target clock frequency of 500 MHz in the PPU partition
could not be reached due to a critical path that should be
eliminated in a future chip revision. Furthermore, a con-
straint strategy for the skew-minimized implementation of
source synchronous signals to the event interface has been
presented and verified in all process corners. First mea-
surement results, presented in Section 3.2, of the STP cir-
cuits utilizing these event interfaces also prove a successful
implementation.
Although the described methods for timing characteri-
zation and abstract generation, as well as the presented
physical design methods should be applicable to similar
problems, also outside the neuromorphic domain, the over-
all methodology is currently targeted at chips containing
one anncore and up to two PPUs. When scaling the
BrainScaleS-2 system up, it is conceivable to place sev-
eral blocks combining anncore and two PPUs on one full-
sized reticle. First, the methodology would have to be ex-
tended with an additional partitioning step for this block,
accounting for the interface timing at the entry points of
the routing channels in the anncore abstract. Second, we
are currently not applying dedicated techniques to reduce
dynamic power in the digital logic, besides automated clock
gating and the manually added clock gates. To improve on
this, more fine-grained autometic clock gating, and the fre-
quency scaling features provided by the PLL [26], should
be used for the design of larger systems.
To summarize the successful application of the meth-
ods described in this paper, we presented an experiment
involving major parts of the BrainScaleS-2 hybrid plastic-
ity architecture in Section 5. With this example we hope
to illustrate that a successful ASIC implementation of an
accelerated analog neuromorphic system including a flexi-
ble and programmable plasticity scheme does not only rely
on the circuit architecture but is facilitated by powerful
implementation methodologies as well as simulation and
verification strategies.
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